PK __OBJSTORE__/PK __OBJSTORE__/common/PK __OBJSTORE__/ProjectNavigator/PK __REGISTRY__/PK __REGISTRY__/bitgen/PK 6..__REGISTRY__/bitgen/regkeysClientMessageOutputFile _xmsgs/bitgen.xmsgs s PK __REGISTRY__/common/PK |,""__REGISTRY__/common/regkeysMessageFilterFile filter.filter s PK __REGISTRY__/cpldfit/PK S//__REGISTRY__/cpldfit/regkeysClientMessageOutputFile _xmsgs/cpldfit.xmsgs s PK __REGISTRY__/dumpngdio/PK Nu11__REGISTRY__/dumpngdio/regkeysClientMessageOutputFile _xmsgs/dumpngdio.xmsgs s PK __REGISTRY__/fuse/PK !6,,__REGISTRY__/fuse/regkeysClientMessageOutputFile _xmsgs/fuse.xmsgs s PK __REGISTRY__/hprep6/PK a..__REGISTRY__/hprep6/regkeysClientMessageOutputFile _xmsgs/hprep6.xmsgs s PK __REGISTRY__/idem/PK ,,__REGISTRY__/idem/regkeysClientMessageOutputFile _xmsgs/idem.xmsgs s PK __REGISTRY__/map/PK [++__REGISTRY__/map/regkeysClientMessageOutputFile _xmsgs/map.xmsgs s PK __REGISTRY__/netgen/PK e6~..__REGISTRY__/netgen/regkeysClientMessageOutputFile _xmsgs/netgen.xmsgs s PK __REGISTRY__/ngc2edif/PK OUś00__REGISTRY__/ngc2edif/regkeysClientMessageOutputFile _xmsgs/ngc2edif.xmsgs s PK __REGISTRY__/ngcbuild/PK E00__REGISTRY__/ngcbuild/regkeysClientMessageOutputFile _xmsgs/ngcbuild.xmsgs s PK __REGISTRY__/ngdbuild/PK Jx00__REGISTRY__/ngdbuild/regkeysClientMessageOutputFile _xmsgs/ngdbuild.xmsgs s PK __REGISTRY__/par/PK ++__REGISTRY__/par/regkeysClientMessageOutputFile _xmsgs/par.xmsgs s PK __REGISTRY__/ProjectNavigator/PK %__REGISTRY__/ProjectNavigator/NORMAL/PK [ [ ,__REGISTRY__/ProjectNavigator/NORMAL/regkeys_EnableWYSIWYG xstvhd, 9500xl, Schematic.t_synthesize, 1131204974, None s _SynthCaseImplStyle xstvhd, virtex, VHDL.t_synthesize, 1131204974, None s _SynthExtractMux xstvhd, virtex, VHDL.t_synthesize, 1131204974, Yes s _SynthFsmEncode xstvhd, virtex, VHDL.t_synthesize, 1130957315, Auto s _SynthOpt xstvhd, virtex, VHDL.t_synthesize, 1131231118, Area s _SynthOptEffort xstvhd, virtex, VHDL.t_synthesize, 1131204974, Normal s _SynthPipelining synprovhd, virtex, VHDL.t_synthesize, 1130875902, TRUE s _SynthUseFsmExplorerData synprovhd, virtex, VHDL.t_synthesize, 1130875902, TRUE s p_ChainDescFile xstvhd, 9500xl, Implementation.t_genImpactFile, 1131842522, passme.ipf, C:\work\DS\buildscripts\tools\nds\ndstool\PassMe\passme.ipf s p_FitterOptimization xstvhd, 9500xl, Implementation.t_vm6File, 1131127659, Speed s p_ModelSimSignalWin xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1075913039, False s p_ModelSimSimRes xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1097139911, Default (1 ps) s p_ModelSimStructWin xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1075919360, False s p_ModelSimWaveWin xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1075913039, False s p_VhdlSimUseExpDeclOnly xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1075752248, True s p_cpldBestFit xstvhd, 9500xl, Implementation.t_vm6File, 1110403117, False s p_cpldfit_otherCmdLineOptions xstvhd, 9500xl, Implementation.t_vm6File, 1131204997, s p_impactBaud xstvhd, 9500xl, Implementation.t_impactProgrammingTool, 1050188348, Auto s p_impactConfigFileName xstvhd, 9500xl, Implementation.t_impactProgrammingTool, 1073682742, C:\work\FPGA\mysystem\mysystem.bit s p_impactConfigMode xstvhd, 9500xl, Implementation.t_impactProgrammingTool, 1050184577, Boundary Scan s p_impactPort xstvhd, 9500xl, Implementation.t_impactProgrammingTool, 1050188348, LPT 1 (PC) s p_xstEquivRegRemoval xstvhd, virtex, VHDL.t_synthesize, 1130957315, True s p_xstTristate2Logic xstvhd, virtex, VHDL.t_synthesize, 1130875902, Yes s xcpldFitDesInputLmt xstvhd, 9500xl, Implementation.t_vm6File, 1110321618, 54 s xcpldFitDesMultiLogicOpt xstvhd, 9500xl, Implementation.t_vm6File, 1130957054, True s xcpldFitDesPtermLmt xstvhd, 9500xl, Implementation.t_vm6File, 1131231167, 25 s xcpldFitTemplate xstvhd, 9500xl, Implementation.t_vm6File, 1131231167, Optimize Balance s xilxNgdbld_AUL xstvhd, 9500xl, Implementation.t_ngdFile, 1063230232, True s xilxSynthGlobOpt xstvhd, virtex, VHDL.t_synthesize, 1107339192, Inpad To Outpad s xilxSynthXORPreserve xstvhd, 9500xl, Schematic.t_synthesize, 1110403003, True s PK )__REGISTRY__/ProjectNavigator/STATUS-ALL/PK 0__REGISTRY__/ProjectNavigator/STATUS-ALL/regkeysPK +B%__REGISTRY__/ProjectNavigator/regkeys0 JDF H s 1 // Created by Project Navigator ver 1.0 s 10 DEVTOPLEVELMODULETYPE HDL s 11 TOPLEVELMODULETYPETIME 0 s 12 DEVSYNTHESISTOOL XST (VHDL/Verilog) s 13 SYNTHESISTOOLTIME 0 s 14 DEVSIMULATOR Other s 15 SIMULATORTIME 0 s 16 DEVGENERATEDSIMULATIONMODEL VHDL s 17 GENERATEDSIMULATIONMODELTIME 0 s 18 SOURCE passme.vhd s 19 DEPASSOC passme passme.ucf s 2 DEVFAM xc9500xl s 3 DEVFAMTIME 0 s 4 DEVICE xc9572xl s 5 DEVICETIME 1130876503 s 6 DEVPKG VQ44 s 7 DEVPKGTIME 1110310617 s 8 DEVSPEED -5 s 9 DEVSPEEDTIME 1110310617 s NumEntries 20 s PK __REGISTRY__/runner/PK p7..__REGISTRY__/runner/regkeysClientMessageOutputFile _xmsgs/runner.xmsgs s PK __REGISTRY__/taengine/PK 00__REGISTRY__/taengine/regkeysClientMessageOutputFile _xmsgs/taengine.xmsgs s PK __REGISTRY__/trce/PK  ,,__REGISTRY__/trce/regkeysClientMessageOutputFile _xmsgs/trce.xmsgs s PK __REGISTRY__/tsim/PK \-`,,__REGISTRY__/tsim/regkeysClientMessageOutputFile _xmsgs/tsim.xmsgs s PK __REGISTRY__/vhpcomp/PK Di//__REGISTRY__/vhpcomp/regkeysClientMessageOutputFile _xmsgs/vhpcomp.xmsgs s PK __REGISTRY__/vlogcomp/PK ]00__REGISTRY__/vlogcomp/regkeysClientMessageOutputFile _xmsgs/vlogcomp.xmsgs s PK __REGISTRY__/XSLTProcess/PK q33 __REGISTRY__/XSLTProcess/regkeysClientMessageOutputFile _xmsgs/XSLTProcess.xmsgs s PK __REGISTRY__/xst/PK ++__REGISTRY__/xst/regkeysClientMessageOutputFile _xmsgs/xst.xmsgs s PK ,GGversionREPOSITORY_VERSION 1.1 REGISTRY_VERSION 1.1 OBJSTORE_VERSION 1.0 PK